Signature Analysis for Centipede™

Table of Contents

- 1. Set-Up for Signature Analysis
- 2. Checking Address Lines
- 3. Checking Address Decoder
- 4. Checking ROM and Data Lines
- 5. Checking Horizontal Sync
- 6. Checking Vertical Sync

1. Set-Up for Signature Analysis

A. CAT Box Preliminary Set-Up

- 1. Remove:
 - The electrical power from the game.
 - The wiring harness from the game PCB.
 - The game PCB from the cabinet.
 - The MPU chip C2 from the game PCB.

2. Connect:

- The extender cables to the game PCB and the wiring harness.
- Pins 37 to 39 on the MPU socket with a piece of 28 AWG wire.
- The CAT Box flex cable to the game PCB test edge connector.

B. Signature Analysis Procedure

- Connect the three BNC to E-Z clip cables (supplied with the CAT Box) to the SIGNATURE ANALYSIS CONTROL START, STOP, and CLOCK jacks on the CAT Box.
- Attach the three black E-Z clips to a ground loop on the Centipede™ game PCB.
- 3. Attach the CAT Box data probe to the DATA jack on the CAT Box.
- 4. The colored E-Z clips on the cables will be moved about for each group of signatures to be taken. The set-up for each group of signatures is located on the schematic sheet near the device to be checked. The signatures are located on or near the signal point on the schematic.

5. Set the CAT Box switches as follows:

a. TESTER MODE: SIG

b. TESTER SELF-TEST: OFF

c. PULSE MODE: LATCHED

d. START: As indicated

e. STOP: As indicated

f. CLOCK: As indicated

6. Power up the game board and the CAT Box.

2. Checking Address Lines

A. CAT Box Settings for Address Test

Trigger	IC-Pin	Test Pt.
	C2-25	
	C2-25	
	C2-39	Ф2
	Trigger	C2-25 C2-25

B. Signatures

Logic Probe	Signal	Signature	
on IC-Pin	Name	Should Be	
C1-12	AB0	UUUU	
C1-14	AB1	5555	
C1-16	AB2	CCCC	
C1-18	AB3	7F7F	
C1-9	AB4	5H21	
C1-7	AB5	0AFA	
C1-5	AB6	UPFH	
C1-3	AB7	52F8	
B1-12	AB8	HC89	
B1-14	AB9	2H70	
B1-16	AB10	HPP0	
B1-5	AB11	1293	
B1-3	AB12	HAP7	
C2-23	A13	3C96	
C2-24	A14	3827	
C2-25	A15	755U	

3. Checking Address Decoder

A. CAT Box Settings for Address Decoder Test

Probe	Trigger	IC-Pin	Test Pt.
Start		C2-25	
Stop		C2-25	
Clock		C2-39	Ф2

B. Signatures

Logic Probe on IC-Pin	Signal Name	Signature Should Be	
K3-10 J3-8 J2-9 J2-10	ROM ROM3 ROM2	3C97 3C97 51U7 2960	
J2-11 J2-12 H3-11 H3-10	ROM1 ROM0	5P33 1H32 A8H2 C5P1	
H3-9 H3-7 H3-6 H3-5	POKEY	U550 9UC6 0UA5 F733	
H3-4 H3-3 H3-2 H3-1	SWRD PF RAM0	4231 3580 4P5C A00H	
J3-11 C5-8 C4-6 C4-5	EA READ EA CONTROL	F6HP F97A 0099 U08U	
C4-4 E3-3 K3-12 E3-6 E3-8	EA ADDR INO IN1 PFRAMRD	HF7A 0294 5554 40A4 4P5C	
~ ., , , , , , , , , , , , , , , , , , ,		municipal IO mis	_

For the following four tests, ground J2, pin 1:

J2-7	PFWR3	11U6
J2-6	PFWR2	1C3F
J2-5	PFWR1	4FH7
J2-4	PFWR0	461F

4. Checking ROM and Data Lines

A. CAT Box Settings for ROM0 Test (I.C. D1)

Probe	Trigger	IC-Pin	Test Pt.
Start		D1-20	ROM0
Stop		D1-20	ROM0
Clock		C2-39	Ф2

To obtain stable signatures from ROM0, it may be necessary to install a 1000 pf capacitor from K3-11 to ground.

B. Signatures -200 ROMs: -300 ROMs: Logic Probe Signature Signature Signal on IC-Pin Name Should Be Should Be D1-9 DB0 5AF2 8H07 7916 D1-10 DB1 3276 D1-11 DB2 48UH 7052 D1-13 DB3 P316 H3FH PF7A D1-14 DB4 H6F1 DB5 H973 1322 D1-15 3F34 D1-16 DB6 **U577**

C. CAT Box Settings for ROM1 Test (I.C. E1)

DB7

D1-17

Probe	Trigger	IC-Pin	Test Pt.
Start		E1-20	ROM1
Stop		E1-20	ROM1
Clock		C2-39	Φ2

U638

F189

To obtain stable signatures from *ROM1*, it may be necessary to install a 1000 pf capacitor from K3-11 to ground.

D. Signatures		-200 ROMs:	-300 ROMs:
Logic Probe	Signal	Signature	Signature
on IC-Pin	Name	Should Be	Should Be
E1-9	DB0	13PH	2956
E1-10	DB1	C4P5	18F6
E1-11	DB2	11F3	F829
E1-13	DB3	098P	6200
E1-14	DB4	5H24	47C0
E1-15	DB5	0548	F341
E1-16	DB6	33P7	67FP
F1-17	DB7	AA08	8UF5

E. CAT Box Set	ttings for	Address Dec	oder Test	B. Signatures		
(I.C. F/H1) Probe	Trigger	IC-Pin	Test Pt.	Logic Probe on IC-Pin	Signal Name	Signature Should Be
Start Stop Clock		F/H1-20 F/H1-20 C2-39		P2-15 P2-14 P2-13 P2-12	— 6MHz 1H 2H	0102 55H1 334U 0U16
F. Signatures Logic Probe	Signal	-200 ROMs: - Signature	300 ROMs: Signature	K4-11 N1-6	<u>—</u> 6МНz	0102 ACA2
on IC-Pin	Name		Should Be	C. CAT Box Se	ettings for N2	Counter Test
F/H1-9 F/H1-10 F/H1-11 F/H1-13	DB0 DB1 DB2 DB3	CU62 9553 7756 A7CF	77C1 04CC 11F0 6UC2	<i>Probe</i> Start Stop Clock	Trigger	IC-Pin N2-11 N2-11 P2-2
F/H1-14 F/H1-15 F/H1-16 F/H1-17	DB4 DB5 DB6 DB7	6081 5HAC 6U43 F83H	1300 6572 U047 9U68	D. Signatures Logic Probe on IC-Pin	Signal Name	Signature Should Be
G. CAT Box S	attings fo	ROM3 Test	(LC, J1)	N2-15 N2-14	— 8Н	C3F2 7P25
Probe	Trigger			N2-14 N2-13	16H	85PA
Start Stop		J1-20 J1-20		N2-12	32H	77F7
Clock		C2-39	Ф2	E. CAT Box Se	ettings for M2	2 Counter Test
				Probe	Trigger	IC-Pin
H. Signatures Logic Probe on IC-Pin	Signal Name	-200 ROMs: Signature Should Be	-300 ROMs: Signature Should Be	Start Stop Clock		M2-13 M2-13 P2-2
J1-9 J1-10 J1-11	DB0 DB1 DB2	476H 2A2C 2337	75CU 3FFA F717	F. Signatures	Cimpol	Signaturo
J1-13	DB3	FP07	H5U0	Logic Probe on IC-Pin	Signal Name	Signature Should Be
J1-14 J1-15 J1-16 J1-17	DB4 DB5 DB6 DB7	A9AF 12HA 2367 8P82	959U 5050 C439 HF82	M2-15 M2-14 N1-10 M3-8	128H — —	FH5F 4596 CC34 1979
5. Checkir (Synchr			Sync	M3-5 M3-6 M4-3 M4-15	HSYNC HSYNC 256H2D 256HD	P77U 309C 2633 A829 7UFH
A. CAT Box S		-	Test	M4-14 N1-4	4H	H93H
Probe	Trigger	IC-Pii	7	L4-3 L4-2	COLOREN	A829 7UFH
Start Stop Clock		P2-11 P2-11 P2-2	1	L8-11 D4-8	HBLANK	8304 24U5

6. Checking Vertical Sync (Synchronizer)

A. CAT Box S	settings for P3	Counter les
Probe	Trigger	IC-Pin
Start		P3-11
Stop		P3-11
Clock		P2-2

B. Signatures

Logic Probe on IC-Pin	Signal Name	Signature Should Be
P3-15		H7P4
P3-14	1V	3F3U
P3-13	2V	UUCC
P3-12	4V	2A42

C. CAT Box Settings for N3 Counter Test

Trigger	IC-Pin
	N3-11
	N3-11
	P2-2
	Trigger

D. Signatures

Logic Probe	Signal Name	Signature Should Be
on IC-Pin	ivarrie	Silouio be
N3-14	16V	239F
N3-13	32V	6U0H
N3-12	64V	U047
P4-9	-	F91U
P4-10	-	5890
P4-11	******	108A
P4-12		FUU7
N4-10	VBLANK	9H7H
N4-11	VBLANK	C697
N4-6	VRESET	94FP
N4-2	VSYNC	F5U6
N4-3	VSYNC	PP1F
M4-10	VBLANKD	8F15